Serial No.: 10/620,605

**Amendments to the Claims:** 

This listing of the claims will replace all prior versions and listings of claims in the

application:

**Listing of the Claims:** 

Claims 1-9 (canceled)

10 (currently amended): A method of manufacturing semiconductor devices, the method

comprising:

providing a semiconductor substrate comprising a SiGe layer formed on a base layer, and a

silicon layer formed on the SiGe layer, wherein the semiconductor substrate comprises one or more

first regions and one or more second regions spaced apart from each other by interposed isolation

regions;

selectively removing at least a portion of the silicon layer only in the first region said one or

more first regions;

implanting dopant in the first and second regions said one or more first regions and said one

or more second regions;

forming a gate oxide layer in the first and second regions said one or more first regions and

said one or more second regions; and

forming a gate electrode layer over the gate oxide layer.

11 (currently amended): The method according to clam 10, wherein a p-type dopant is

implanted in the first region said one or more first regions and an n-type dopant is implanted in the

second region said one or more second regions.

2

Serial No.: 10/620,605

12 (currently amended): The method according to claim 10, wherein substantially all of the silicon layer is removed from the first region said one or more first regions.

13 (currently amended): The method according to claim 10, further comprising forming a high-k dielectric layer on the SiGe layer of the first region said one or more first regions after removing substantially all of the silicon layer.

14 (original): The method according to claim 13, wherein the high-k dielectric layer comprises dielectric selected from the group consisting of zirconium oxide or hafnium oxide.

15 (original): The method according to claim 10, further comprising oxidizing the silicon layer to form the gate oxide.

16 (currently amended): The method according to claim 15, wherein substantially all of the remaining silicon layer in the first region said one or more first regions is oxidized to form the gate oxide layer.

17 (original): The method according to claim 10, wherein the silicon layer is formed to a thickness of about 50 Å to about 500 Å.

18 (original): The method according to claim 10, wherein the gate oxide layer has a thickness of about 10 Å to about 50 Å.

Serial No.: 10/620,605

19 (original): The method according to claim 10, wherein the silicon layer comprises strained silicon.

20 (original): The method according to claim 10, wherein the SiGe layer comprises a first sublayer and said first sublayer has a composition that is graded from about 0% Ge at the SiGe layer/base layer interface up to about 30% Ge.